

BIBLIOGRAPHIE

- [1] D. Shin, K.-J. Lee, J.-P. Lee, D.-W. Yoo, and H.-J. Kim, « Implementation of fault ride-through techniques of grid-connected inverter for distributed energy resources with adaptive low-pass notch PLL », *IEEE Trans. Power Electron.*, vol. 30, n° 5, p. 2859–2871, 2015.
- [2] L. Hadjidemetriou, E. Kyriakides, and F. Blaabjerg, « A robust synchronization to enhance the power quality of renewable energy systems », *IEEE Trans. Ind. Electron.*, vol. 62, n° 8, p. 4858–4868, 2015.
- [3] S. Golestan, A. Vidal, A. G. Yepes, J. M. Guerrero, J. C. Vasquez, and J. Doval-Gandoy, « A true open-loop synchronization technique », *IEEE Trans. Ind. Inform.*, vol. 12, n° 3, p. 1093–1103, 2016.
- [4] P. Kanjiya, V. Khadkikar, and M. S. El Moursi, « A novel type-1 frequency-locked loop for fast detection of frequency and phase with improved stability margins », *IEEE Trans. Power Electron.*, vol. 31, n° 3, p. 2550–2561, 2016.
- [5] L. Zheng, H. Geng, and G. Yang, « Fast and robust phase estimation algorithm for heavily distorted grid conditions », *IEEE Trans. Ind. Electron.*, vol. 63, n° 11, p. 6845–6855, 2016.
- [6] S. Golestan, J. M. Guerrero, A. Abusorrah, M. M. Al-Hindawi, and Y. Al-Turki, « An adaptive quadrature signal generation-based single-phase phase-locked loop for grid-connected applications », *IEEE Trans. Ind. Electron.*, vol. 64, n° 4, p. 2848–2854, 2017.
- [7] K.-J. Lee, J.-P. Lee, D. Shin, D.-W. Yoo, and H.-J. Kim, « A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid-connected PCS », *IEEE Trans. Ind. Electron.*, vol. 61, n° 1, p. 292–301, 2014.
- [8] S. Golestan, J. M. Guerrero, A. M. Abusorrah, and Y. Al-Turki, « Hybrid synchronous/stationary reference-frame-filtering-based PLL », *IEEE Trans. Ind. Electron.*, vol. 62, n° 8, p. 5018–5022, 2015.
- [9] S. Golestan, J. M. Guerrero, and J. C. Vasquez, « Three-phase PLLs: A review of recent advances », *IEEE Trans. Power Electron.*, vol. 32, n° 3, p. 1894–1907, 2017.
- [10] S. Golestan, J. M. Guerrero, and J. C. Vasquez, « High-Order Frequency-Locked Loops: A Critical Analysis », *IEEE Trans. Power Electron.*, vol. 32, n° 5, p. 3285–3291, 2017.
- [11] P. Rodríguez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgos, and D. Boroyevich, « Decoupled double synchronous reference frame PLL for power converters control », *IEEE Trans. Power Electron.*, vol. 22, n° 2, p. 584–592, 2007.
- [12] M. K. Ghartemani, S. A. Khajehoddin, P. K. Jain, and A. Bakhshai, « Problems of startup and phase jumps in PLL systems », *IEEE Trans. Power Electron.*, vol. 27, n° 4, p. 1830–1838, 2012.
- [13] M. Karimi-Ghartemani, « Linear and pseudolinear enhanced phased-locked loop (EPLL) structures », *IEEE Trans. Ind. Electron.*, vol. 61, n° 3, p. 1464–1474, 2014.

BIBLIOGRAPHIE

- [14] S. Golestan, M. Ramezani, J. M. Guerrero, F. D. Freijedo, and M. Monfared, « Moving average filter based phase-locked loops: Performance analysis and design guidelines », *IEEE Trans. Power Electron.*, vol. 29, n° 6, p. 2750–2763, 2014.
- [15] S. Golestan, J. M. Guerrero, and A. M. Abusorrah, « MAF-PLL with phase-lead compensator », *IEEE Trans. Ind. Electron.*, vol. 62, n° 6, p. 3691–3695, 2015.
- [16] Y. F. Wang and Y. W. Li, « Grid synchronization PLL based on cascaded delayed signal cancellation », *IEEE Trans. Power Electron.*, vol. 26, n° 7, p. 1987–1997, 2011.
- [17] S. Golestan, M. Ramezani, J. M. Guerrero, and M. Monfared, « dq-frame cascaded delayed signal cancellation-based PLL: analysis, design, and comparison with moving average filter-based PLL », *IEEE Trans. Power Electron.*, vol. 30, n° 3, p. 1618–1632, 2015.
- [18] S. Golestan, M. Monfared, and F. D. Freijedo, « Design-oriented study of advanced synchronous reference frame phase-locked loops », *IEEE Trans. Power Electron.*, vol. 28, n° 2, p. 765–778, 2013.
- [19] S. Golestan, M. Monfared, F. D. Freijedo, and J. M. Guerrero, « Performance improvement of a prefiltered synchronous-reference-frame PLL by using a PID-type loop filter », *IEEE Trans. Ind. Electron.*, vol. 61, n° 7, p. 3469–3479, 2014.
- [20] S. Golestan, M. Ramezani, and J. M. Guerrero, « An analysis of the PLLs with secondary control path », *IEEE Trans. Ind. Electron.*, vol. 61, n° 9, p. 4824–4828, 2014.
- [21] S. Golestan, M. Monfared, F. D. Freijedo, and J. M. Guerrero, « Advantages and challenges of a type-3 PLL », *IEEE Trans. Power Electron.*, vol. 28, n° 11, p. 4985–4997, 2013.
- [22] S. Golestan, J. M. Guerrero, and J. C. Vasquez, « DC-offset rejection in phase-locked loops: A novel approach », *IEEE Trans. Ind. Electron.*, vol. 63, n° 8, p. 4942–4946, 2016.
- [23] S. Golestan, J. M. Guerrero, and G. B. Gharehpetian, « Five approaches to deal with problem of DC offset in phase-locked loop algorithms: Design considerations and performance evaluations », *IEEE Trans. Power Electron.*, vol. 31, n° 1, p. 648–661, 2016.
- [24] P. Rodríguez, A. Luna, I. Candela, R. Mujal, R. Teodorescu, and F. Blaabjerg, « Multiresonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions », *IEEE Trans. Ind. Electron.*, vol. 58, n° 1, p. 127–138, 2011.
- [25] P. Rodríguez, A. Luna, R. S. Muñoz-Aguilar, I. Etxeberria-Otadui, R. Teodorescu, and F. Blaabjerg, « A stationary reference frame grid synchronization system for three-phase grid-connected power converters under adverse grid conditions », *IEEE Trans. Power Electron.*, vol. 27, n° 1, p. 99–112, 2012.
- [26] P. Kanjiya, V. Khadkikar, and M. S. El Moursi, « Obtaining Performance of Type-3 Phase-Locked Loop Without Compromising the Benefits of Type-2 Control System », *IEEE Trans. Power Electron.*, vol. 33, n° 2, p. 1788–1796, 2018.

- [27] M. Karimi-Ghartemani, B.-T. Ooi, et A. Bakhshai, « Application of enhanced phase-locked loop system to the computation of synchrophasors », *IEEE Trans. Power Deliv.*, vol. 26, n° 1, p. 22–32, 2011.
- [28] G. Escobar, M. F. Martinez-Montejano, A. A. Valdez, P. R. Martinez, and M. Hernandez-Gomez, « Fixed-reference-frame phase-locked loop for grid synchronization under unbalanced operation », *IEEE Trans. Ind. Electron.*, vol. 58, n° 5, p. 1943–1951, 2011.
- [29] E. Robles, J. Pou, S. Ceballos, J. Zaragoza, J. L. Martín, and P. Ibanez, « Frequency-adaptive stationary-reference-frame grid voltage sequence detector for distributed generation systems », *IEEE Trans. Ind. Electron.*, vol. 58, n° 9, p. 4275–4287, 2011.
- [30] A. Safa, E. M. Berkouk, Y. Messlem, Z. Chedjara, and A. Gouichiche, « A Pseudo Open Loop Synchronization technique for heavily distorted grid voltage », *Electr. Power Syst. Res.*, vol. 158, p. 136–146, 2018.
- [31] D. Halbwegs, P. Wira, and J. Mercklé, « Adaline-based approaches for time-varying frequency estimation in power systems », *IFAC Proc. Vol.*, vol. 42, n° 19, p. 31–36, 2009.
- [32] M. A. E. Alali, « Contribution à l'Etude des Compensateurs Actifs des Réseaux Electriques Basse Tension:(Automatisation des systèmes de puissance électriques) », Université Louis Pasteur (Strasbourg), 2002.
- [33] É. Félice, « Qualité des réseaux électriques et efficacité énergétique », *Recherche*, vol. 67, p. 02, 2009.
- [34] W. M. Grady et S. Santoso, « Understanding Power System Harmonics », *Power Engineering Review, IEEE*, vol. 21, n° 11, p. 8–11, 2001.
- [35] J. S. Subjak Jr et J. S. McQuilkin, « Harmonics-causes, effects, measurements and analysis-update », in *Industrial and Commercial Power Systems Technical Conference, 1989, Conference Record.*, 1989, p. 93–100.
- [36] V. Soares, P. Verdelho, et G. Marques, : « A control method for active power filters under unbalanced nonsinusoidal conditions », : in *Power Electronics and Variable Speed Drives, 1996. Sixth International Conference on (Conf. Publ. No. 429)*, 1996, p. 120–124.
- [37] V. Soares, P. Verdelho, et G. Marques, :Active power filter control circuit based on the instantaneous active and reactive current i_d - i_q method :in *Power Electronics Specialists Conference, 1997. PESC'97 Record.*, 28th Annual IEEE, 1997, vol. 2, p. 1096–1101.
- [38] S. Bhattacharya, D. M. Divan, et B. Banerjee: Synchronous frame harmonic isolator using active series filter : in *European conference on power electronics and applications*, 1992, vol. 3, p. 030–030.

BIBLIOGRAPHIE

- [39] P. Dey et S. Mekhilef, : Current harmonics compensation with three-phase four-wire shunt hybrid active power filter based on modified D–Q theory :, *Power Electronics, IET*, vol. 8, no 11, p. 2265–2280, 2015.
- [40] N. K. Nguyen, D. O. Abdeslam, P. Wira, D. Flieller, et J. Merckle, :Artificial neural networks for harmonic currents identification in active power filtering schemes :, in 2008 34th Annual Conference of IEEE Industrial Electronics, 2008, p. 2696-2701.
- [41] G. D. Marques, :A comparison of active power filter control methods in unbalanced and non-sinusoidal conditions :, in *Industrial Electronics Society, 1998. IECON'98. Proceedings of the 24th Annual Conference of the IEEE*, 1998, vol. 1, p. 444–449.
- [42] L. Merabet, S. Saad, D. O. Abdeslam, et A. Omeiri, : A comparative study of harmonic currents extraction by simulation and implementation,,: *International Journal of Electrical Power & Energy Systems*, vol. 53, p. 507–514, 2013.
- [43] J. Mindykowski, X. Xiaoyan, et T. Tarasiuk, : A new concept of harmonic current detection for shunt active power filters control :, *Measurement*, vol. 46, no 10, p. 4334–4341, 2013.
- [44] M. Abdusalam, P. Poure, S. Karimi, et S. Saadate, : New digital reference current generation for shunt active power filter under distorted voltage conditions : *Electric Power Systems Research*, vol. 79, no 5, p. 759–765, 2009.
- [55] N. Zaveri et A. Chudasama, : Control strategies for harmonic mitigation and power factor correction using shunt active filter under various source voltage conditions :, *International Journal of Electrical Power & Energy Systems*, vol. 42, no 1, p. 661–671, 2012.
- [56] D. O. Abdeslam, P. Wira, J. Mercklé, D. Flieller, et Y.-A. Chapuis, : A unified artificial neural network architecture for active power filters ,: *IEEE Transactions on Industrial Electronics*, vol. 54, no 1, p. 61–76, 2007.
- [57] H.-S. Song, H. Park, et K. Nam, : An instantaneous phase angle detection algorithm under unbalanced line voltage condition :, in *Power Electronics Specialists Conference, 1999. PESC 99. 30th Annual IEEE*, 1999, vol. 1, p. 533–537.
- [58] A. Sarkar, S. R. Choudhury, et S. Sengupta, :A self-synchronized ADALINE network for on-line tracking of power system harmonics ,: *Measurement*, vol. 44, no 4, p. 784–790, 2011.
- [59] A. Boussaid, A. L. Nemmour, L. Louze, et A. Khezzar, A novel strategy for shunt active filter control , :*Electric Power Systems Research*, vol. 123, p. 154–163, 2015.
- [60] S. Biricik, S. Redif, Ö. C. Ozerdem, S. K. Khadem, et M. Basu, Real-time control of shunt active power filter under distorted grid voltage and unbalanced load condition using self-tuning filter ,: *IET Power Electronics*, vol. 7, no 7, p. 1895–1905, 2014.

BIBLIOGRAPHIE

- [61] N. Mesbahi, A. Ouari, D. O. Abdeslam, T. Djamah, et A. Omeiri, «Direct power control of shunt active filter using high selectivity filter (HSF) under distorted or unbalanced conditions», *Electric Power Systems Research*, vol. 108, p. 113–123, 2014.
- [62] Z. Chedjara, A. Massoum, S. Massoum, P. Wira, A. Safa, and A. Gouichiche, «A novel robust PLL algorithm applied to the control of a shunt active power filter using a self-tuning filter Concept», in *2018 IEEE International Conference on Industrial Technology (ICIT)*, 2018, p. 1124-1131.